Abstract-In this work we present an ultra low energy, onsensor image processing architecture, based on cellular network of spin based neurons. The neuron constitutes of a lateral spin valve (LSV) with multiple input magnets, connected to an output magnet, using metal channels. The low resistance, magneto-metallic neurons operate at a small terminal voltage of ~20mV, while performing analog computation upon photo sensor inputs. The static current-flow across the device terminals is limited to small periods, corresponding to magnet switching time, and, is determined by a low duty-cycle systemclock. Thus, the energy-cost of analog-mode processing, inevitable in most image sensing applications, is reduced and made comparable to that of dynamic and leakage power consumption in peripheral CMOS units. Performance of the proposed architecture for some common image sensing and processing applications like, feature extraction, halftone compression and digitization, have been obtained through physics based device simulation framework, coupled with SPICE. Results indicate that the proposed design scheme can achieve more than two orders of magnitude reduction in computation energy, as compared to the state of art CMOS designs, that are based on conventional mixed-signal image acquisition and processing schemes. knowledge, this is the first work where application of nano magnets (in ) in analog signal processing has been proposed.
INTRODUCTION
A lateral spin valve (LSV) constitutes of nano-magnets connected through non-magnetic metal channels that can interact and undergo spin transfer torque (STT) induced switching [1] - [4] . Analog characteristics of the current-mode switching scheme employed in an LSV, make it suitable for non-Boolean computation, like, majority evaluation, and, enable it to handle analog inputs [5] . With an appropriate clocking scheme, a spin-majority gate can be used to neuron operation [6]- [9] . Such a magneto-metallic device can operate at a small terminal voltage (~20 mV) and can be employed in ultra low power analog computation [6] . We present on-sensor image acquisition and processing architecture as an example that is based on cellular neural network (CNN) [11] - [20] . In the proposed design, the analog-mode computation is carried out by the spin-neurons with the help of weighted CMOS transistors operating in deep-triode region. Apart from ultra-low voltage operation, the fast switching of the neuron-magnets also help in reducing the computation energy. This comes from a clocksynchronized computation scheme, where the static current flows only for a period close to nano-magnet switching time, which can be very small, as compared to the highest frame rates of practical interest.
Rest of the paper is organized as follows. Device structure for the spin-based neuron is described in section 2. Section 3 briefly introduces the concept of cellular neural network. Circuit level integration of the neuron device to realize the discrete-time CNN (DTCNN) functionality is presented in section 4. A theoretical model for continuous-time CNN (CTCNN) is discussed in section 5. Section 6 briefly describes the simulation framework used in this work. Section 7 presents simulation results for some common image processing applications. In section 8 we discuss the performance and prospects of the proposed scheme. Finally, section 9 concludes the paper. Fig. 1 shows the device structure for neuron based on LSV [6], [8] .
II. SPIN BASED NEURON MODEL
It constitutes of an output magnet m 1 with low polarization constant (low-P) [3] - [5] , and three input magnets, m 2 -m 4, with high-P. The output magnet (neuron magnet) m 1 forms a magnetic tunnel junction (MTJ) with a reference magnet m 5 . The two anti-parallel, stable polarization states of a magnet lie along its easy axis ( fig. 1 ). The direction orthogonal to the easy axis is an unstable polarization state for the magnet and is referred as its hard-axis [3] , [6] . The two input magnets, m 2 and m 3 , possess anti-parallel spin-polarization, and, have their easy-axis parallel to that of m 1 . The preset magnet m 4 shown in fig. 1 , however, has its easy-axis orthogonal to that of m 1, and is used to implement current-mode Bennett-clocking [3] , [5], [6] . A current pulse input through m 4, presets the output magnet, m 1, along its hard axis, through non-local spin-torque [1] - [9] (a similar device with local spin-torque is proposed in [6] ). The preset pulse is overlapped with the synchronous input current pulses received through the magnets, m 2 and m 3 . After removal of the preset pulse, m 1 switches back to its easy axis, which is parallel to that of m 2 and m 3 . The final spin-polarity of m 1 I, between the spin polarized charge current inputs through m 2 and m 3, which determines the polarity of the non-local spin torque exerted upon the neuron-magnet (m 1 ) during its preset state. Hard-axis, being an unstable state for m 1 I, effects deterministic easy-axis restoration.
I for deterministic switching is imposed by the thermal noise in the output magnet [3] , [6] , [7] .
The proposed neuron model can be represented as a four-port unit ( fig. 1 ). The input port(s), I 1 and I 2 , the lead terminal, L, and the detection terminal D. The input currents flow between the terminals I i and L, i.e., through a low resistance, metallic path. Hence, a small terminal voltage across these two terminals can drive the required switching current. The terminal D is used to detect the state of the output magnet, m 1, without injecting static current into the high resistance tunneling barrier (using dynamic CMOS latch discussed later).
In this work we show that with the help of CMOS transistors, operating in deep-triode region, the proposed neuron device, can be used to implement ultra low power CNN architecture for analog signal processing. In the next section we introduce the CNN paradigm. Following this we describe circuit schemes employed to realize the CNN functionality with the neuron model described above.
III. CELLULAR NEURAL NETWORK : MATHEMATICAL

MODEL
Cellular neural network (CNN) can be regarded as a fusion of artificial neural network (ANN) and cellular automata [11] , [17] . It borrows the basic information processing functionality, i.e., the networks. The concept of computation based on neighborhood influence, on the other hand, is akin to cellular automata. This class of computation has been found to be highly suitable for several image processing applications, which essentially involve processing of pixel neighborhoods in a parallel fashion [11] - [20] . Fig. 2 shows a cellular neural network array with 3x3 rectangular neighborhoods. Each cell is connected to its eight surrounding neighbors through a 3x3 feedback-weight template A. A (0, 0) denotes the self feedback term. The feed-forward template of a cell, B (or the input-weight template), determines the connectivity to the neighborhood inputs. In a CNN, each neuron performs integrate and fire operation upon the weighted combination of its neighborhood inputs and outputs in a recursive manner. The standard expression for a CNN cell state is given by eq. 1 [11] . 
Discrete time CNN (DTCNN) employs a step transfer function given by eq. 3.
Application of a step transfer function limits the value of a cell output y(i,j) to binary levels of The input u(i,j), however, can assume continuous values corresponding to the range of pixel intensity.
In this work we focus on DTCNN design, discussed in the next section, that employs clock synchronized, recursive operation of the spin-neurons, in order to realize eq. 2. Theoretical modelling of CTCNN using spin neurons is briefly discussed after that.
IV. DTCNN ARCHITECTURE WITH SPIN-BASED NEURONS
In this section we describe the design of spin-CMOS hybrid PE that implements the DTCNN funtionality for on-sensor image processing. The inputs signal u(i,j) for a cell, is the associated photo-sensor input. Transistors of weighted dimensions are used as deep-triode region current sourses (DTCS), to implement A and B templates. The neuron in a PE, receives sensor input signals and outputs of its neighbor he form of charge current. The current mode signals combine in the metal channel of the neuron, where the Bennett clocking of the output magnet realizes, eq. 3. The circuit operation corresponding to these steps are described in the following paragraphs. 3 shows a photodiode that converts the illumination intensity received at a pixel into a voltage signal. The transistor M 1 first presets the photodiode capacitance to Vdd-V t , where Vdd is the supply voltage and V t is the threshold voltage of the transistor. The capacitance is then discharged by the photodiode current, rate of discharge being proportional to the incident illumination intensity [12] , [13] . At the end of discharge period of a fixed duration, the transistor M 2 samples the photodiode voltage. The sampled voltage at the gate of M 3 ranges from Vdd-V t to 0V, corresponding to the illumination intensity at the pixel. M 3 supplies input current to the neurons located in the 3x3 neighborhood of the pixel through separate and weighted fingers, with dimensions corresponding to the elements of the B template. A second DC level Vddis used in the design, in order to exploit the low-voltage operation of the spintronic neurons. It connects to the lead terminal of the neurons as shown in fig. 3a . The current supplied by M 3 therefore, flows through a small terminal voltage , which can be of the order of ~10mV. Note that, since the resistance of M 3 is significantly higher than that of the magneto-metallic neurons, it accounts for most of the -voltage drop. Fig. 3b shows that the output current of M 3 is a fairly linear function of the sampled gate voltage for the deep-triode region operation. Fig. 4 shows the circuit scheme used to realize the Atemplate. The corresponding simulation waveforms are shown in fig. 5 . When the clock is low, output of the dynamic-CMOS latch is precharged to Vdd. The latch is activated at the positive edge of the clock signal. The two load branches of the latch are connected to the detection terminal, D, of the neuron and a reference MTJ respectively. The latch compares the difference between the effective resistances in its two load branches through a transient discharge current. It drives negligible static current into the high resistance neuron-MTJ stack. For the anti-parallel state of the neuronhe latch drives the DTCS transistor M s shown in the figure. M s, in turn, supplies current to the neighbouring neurons through separate weighted fingers corresponding to the A template. After a time delay that is sufficient for the latch to evaluate and settle to its final value, the neuron device receives the preset current through a clock driven DTST ( fig. 5 ). Note that, a delayed preset pulse with respect to the clock edge ensures that the latch evaluates correctly according to the neuron-MTJ state stored in the previous evaluation cycle. Once evaluated, the latch can not change its state until it is precharged again, despite the flipping of the neuron MTJ. At the positive edge of the clock, the latches evaluate simeltaneously and conditionally drive their respective DTCS outputs. Hence, a neuron recieves input currents from its neighbors, during the period when the clock is high. As soon as the preset signal goes low, the neuron magnet settles to one of its stable states, depending upon the overal spin current received through its inputs. Thus, the recursive operation of DTCNN PE, given by eq. 2 is realized by the application of an appropriate clocking scheme. Note that, the current supplied by the DTCS outputs of the latches also flow across the two supply levels, Vdd and Vdd-, as shown in fig. 4 .
As mentioned earlier, in order to realize non-overlapping inter-neuron connectivity, we employed separate fingers in the source transistors. Moreover, a matched layout of the fingers was considered. As mentioned before, for an application specific design, magnitude of the template elements. The sign of the weight, determines the connectivity, to one of the complementary input of the corresponding neuron.
As discussed before, application of current mode Bennettclocking reduces the required amount of current injection for a neuron, per-input, to few microamperes. Hence, the multi-finger DTCS transistors can supply the required current even at a small terminal voltage . Therefore, two DC supply levels separated by a difference of ~20mV can be chosen. This achieves reduced static power consumption for current-mode inter-neuron signalling. As long as input currents of the neurons are large enough to overcome the impact of thermal noise in the neuron-magnet, the precision of computation achievable, with the proposed scheme, is limited, mainly, by the supply noise. As the accuracy of on-chip DC supply regulation, in the state of art technology is limited to ~0.1% [29] , high precicion imaging applications may seem out of scope of the proposed design. However, the use of dual supply rails proposed in this work may significantly compensate this disadvantage. Differential supply lines can significantly mitigate the impact of the noise sources that lead to common-mode fluctuations. Hence a thorough modelling and analysis of this effect needs to be considered, in order to assess the noise tolerance of the proposed scheme.
Next we describe a theoritical model for CTCNN design using spin-based neurons.
V. CTCNN USING SPIN NEURONS : A THEORITICAL
ABSTRACTION
In this section we briefly discuss a theoretical model for CTCNN based on spin neurons. Fig. 6 depicts the device structure for neuron that can achieve continuous-time operation. Each neuron-magnet faces two sections of the metal channel, side-A and side-B separated by an insulator. A second magnet associated with each neuron, injects the input current received through the B-template transistors into side B of the channel. Side-A of the channel receives a fixed bias current injected though the neuron magnet. It also connects to the side-A of the neighboring neurons.
Referring to the CTCNN equation (eq. 1), the B template and the bias term are realized using weighted transistors (as before) that inject current into side-B of the neuron channel. Template A can be realized by weighting the dimensions of the metal channel connecting side-A of the neurons. The input u ij are essentially the current mode inputs received by the side-B that result in a corresponding spin-potential. The current injected through the neuron-magnet into side-A creates a spin potential corresponding to its own spin-state. Moreover, current flowing from the neighboring neurons, towards the side-A of the neuron-magnet, superimpose the spin information pertaining to the neighbors spin-state ( fig. 6a ), thereby effectively realizing the template-A. Assuming mono-domain behavior for the neuron magnet, the total spin torque exerted on it, is the sum of spin torque due to spin-potential on the two sides of the channel, A and B. Assuming x ij = y ij for the nonsaturated region of CNN transfer-function, the current injected through the neuron magnet into side-A can be set according to
The equation for magnet dynamics under small angle approximation can be derived by linearizing the LLG with the spin torque term, around the easy axis ( =0), resulting in eq. 4 [21] . (4) Where, is the magnetization angle of the neuron magnet (m z = cos( )), is the normalized time unit, H is the applied magnetic field (constant) and I s is the spin current [21] . The first term on the right hand side can be viewed as A(0,0)-1 corresponding to eq.1, whereas the second term can be assumed to be a time dependent spin torque term resulting from rest of the terms in right hand side of the CTCNN equation. Note that, we have ignored the self-feedback involved in the second term, as the spin current can be assumed to be an arbitrary function of time. Hence, for the spin torque induced initial deviation in , the magnet dynamics in the proposed device can be made to mimic the CTCNN equation.
Similarly in case of current-mode Bennett clocking, small angle approximation can be applied around the hard axis, ( =90 o ), resulting in eq. 5.
is the initial deviation from the preset state ( =90 o ), under the influence of the time dependent spin torque term. Once again, the first term in the equation can be equated to the feedback terms in the CTCNN equation, whereas the second and the third term can be viewed as a time dependent summation of weighted inputs and neighborhood outputs. On the basis of small angle approximation ( <<1), the self-feed term can be negligible for a sufficiently strong I s . Hence, current-mode Bennett clocking for the CTCNN design might be suitable only for the case when A(0,0) =0. Fig. 7 . CTCNN design using spin-neurons where, A template is realized using metal channel and B template using CMOS transistors. Fig. 7 shows the CTCNN architecture using the proposed neuron device. Note that such a design can only realize connectivity with either rectilinear or diagonal neighbors. Hence, it does not lead to a generic CNN design. However, some simple image processing tasks, like edge detection, can be performed using such networks, as they employ only four to five non-zero terms in the A-template. Moreover, since most image processing templates possess circular-symmetry, the connection to the nearest four neighbors can be of equal strength. Hence a single channel dimension can be set for inter-neuron connectivity. Note that, the B-template in the proposed CTCNN design is realized using weighted DTCS fingers as before that supply current to the side-B of the neurons, as described above.
The proposed CTCNN design is a purely theoretical model, which is derived from several idealistic assumptions in the LLG equation [21] . Robustness and implementation feasibility of the continuous time model described above is expected to be significantly lower than the DTCNN design. This is because in the case of DTCNN design, all the input term, including the self feed-back term are held constant during the evaluation phase and the neuron operation is reduced to a simple current comparison. Hence such a design can be significantly robust towards thermal stochasticity in the neuron-magnet, as long as the input current levels are sufficiently high. In this work the simulation results presented for architecture level simulation pertain to the DTCNN design.
VI. SIMULATION FRAMEWORK
The device simulation used in this work is based on self-consistent solution of spin-transport and Landau-Lifshitz-Gilbert equation (LLG) for the neuron device, and, has been benchmarked with experimental data on spin valves [1] - [4] . Effective noise field was included in LLG (based on stochastic LLG [3] , [6]) in order to account for the thermal noise on device performance. Simulation of MTJ is based on self-consistent solution of LLG and spin transport. Fig. 8 depicts the device-circuit co-simulation framework employed in this work to assess the system level performance. Behavioral model for the neuron device, derived from the physics based equations, was used in SPICE simulations for assessing system level performance. CMOS design parameters like, voltage levels, clock duty cycle, required current injection and the associated transistor sizing etc, were determined on the basis of device characteristics. On the other hand, state of art circuit limitations were considered in determining appropriate operating conditions for the spin device.
In order to account for the CMOS process variation upon considered. Independent noise sources (with uniform distribution) were added to the two supply lines corresponding to 0.1% peak-topeak voltage fluctuation. The effects of these variations have been shown in the next section. Fig. 8 . Device-circuit co-simulation framework used in this work
VII. APPLICATION SIMULATION
In the following sub-sections we present simulation results for some common image processing applications like edge detection, halftoning and digitization.
A. Feature extraction
Edge detection ( fig. 9 ) is one of the most common image processing steps, applied in vision applications [16] - [20] . As an example, motion detection employs comparison between the edge maps of a still background, sampled one after the other. This can be achieved by employing extra storage registers per PE to store a sequence of edge maps. 
B. Halftone compression and sensisng
Halftoning is a process in which a grey scale image is recorded as (or compressed into) a binary image, with just two levels, in a way such that important details in the image are preserved [21], [22] . Several algorithms for decompressing halftone images have been proposed in literature. This technique can be used for sensing, storing and transmitting images in bandwidth limited sytems. Fig.   10 shows the halftoned image of Lenna along with the effect of reduction in upon the halftone output. With decreasing the effect of noise becomes increasingly more prominent.
C. Digitization
Successive-approximation-register (SAR) analog-to-digital converter (ADC) is one of the most common data converters employed for on-sensor image quantization (fig 11a) [23]. The data conversion algorithm employed in an SAR-ADC can be explained as follows. To begin the conversion, the approximation register is initialized to the midscale (i.e., all but the most significant bit (MSB) is set to 0. At every cycle a digital to analog converter (DAC) produces an analog level corresponding to the digital value stored in the register, and, a comparator compares it with the input sample. If the comparator output is high, the current bit (MSB) remains high, else, it is turned low and the next bit is turned high. The process is repeated for all the bits. At the end of conversion, the SAR stores the digitized value for the pixel intensity, which can be read out in a column-wise manner from the sensor array. . The SAR unit consists of a bank of CMOS latches and a simple control logic, which consumes negligible power as compared to the analog units. Fig. 12 Simulation result of spin-CMOS hybrid 8 bit-SAR-ADC and the effect of lowering upon the output, with 0.1% supply noise and constant current (by increasing DTCS widths).
As the SAR-ADC essentially employs recursive evaluation, akin to the CNN equation, the PE circuit decribed in the previous section can be easily extended to realize a compact and low power N-bit SAR-ADC. In the schematic diagram for the proposed ADC, shown in fig. 11b , the DTCS M 1 converts the sampled output of the photo sensor into a current signal, that is injected into one of the inputs of a three input neuron. The SAR simply consists of a bank of N CMOS latches, which in turn drive N different fingers of the DTCS M 2 . The multiple fingers of M 2 are binary weighted (for N=8, the weakest transistor having 2X minimum length and minimum width, and largest transitor having 8 fingers with 8X minimum width and minimum length) and hence, it acts as a compact DAC and injects current into the second complementary input of the neuron. Current mode Bennett-clocking of the neuron, using the third input (a preset magnet, not shown in fig. 11b ), at the beginning of each conversion stage, realizes the comparator operation. Note that, in the proposed ADC design, the analog computation current flows across the two supply levels, i.e., across a small terminal voltage , thereby, resulting in small power consumption. Moreover, in each frame, the current flow is restricted to the small period of conversion just after the data is sampled. Fig. 12 shows the simulation results for an 8-bit SAR-ADC based on the proposed scheme. Degradation in image quality due to supply noise can be perceived. Note that, in this work we have not considered any coupling between the two supply levels and independent noise sources have been used in simulation. Hence a thorough analysis of the proposed differential supply scheme would be needed to assess the computation precision, achievable by the proposed hardware. Fig. 13 depicts the architecture for on-sensor image processing [12] . Such a design employs -cell. The output of the photo-detectors are directly processed by the -wise. In such an architecture, the total energy dissipation per-input frame can be expressed as the sum of computation energy (E comp ), the read-out energy (E read ) and the energy that is wasted in the form of leakage current (E leak ).
VIII. DESIGN PERFORMANCE
In this work, E comp can be expressed as a sum of neuron-presetenergy, (the energy associated with current mode Bennett-clocking), E preset , the energy associated with current mode inter-neuron signaling, E evl , E dynamic (including energy consumption due to clocking). A first order expression for these components can be derived using the design parameters, namely, the two supply levels Vdd and Vdd-, the read-out voltage V read , the preset time T pre , the evaluation time I evl , the effective switched capacitance in a PE, C PE , the bit-line capacitance C BL, the word-line capacitance C WL, number of cells in the array NxN, the iteration required per-frame for a given operation, M: 
The read-out energy, in the case of column-wise read-out can be obtained using the effective bit-line capacitance that is switched to read out K bit data per PE from the entire N x N frame,
Note that, E leak can be minimized through well-known gating small during the read-out period. The results given in Halfton. 6nJ 1nJ 50μW
Design Performance for 256x256 array Design Parameters (45nm CMOS )
Magnet-Parameters As described earlier, the advantage of using the proposed spin-CMOS hybrid scheme for analog computation comes from two main factors. The first, static current flow across a very small voltage , and the second, pulsed operation of the spin-neurons with a narrow pulse-clock. Although, gating of analog modules in low frame rate image processing architectures have been proposed [20] , gating of analog circuits for high frame rates can be challenging. Moreover, it might be difficult to gate analog cirucits with a pulse-width of a few nano-seconds, which is possble with the neurons.
Comparison with on-sensor image processing designs for feature extraction, given in table-IV, shows more than two orders of magnitude improvement in computation energy. Note that, the effect of technology scaling has been included through a mutiplicative factor of S 2 , where, S is the ratio of the technology scale between the reference design and the presented work (90nm CMOS) [28] . Figure of merit (FOM) is evaluated on the basis of computation energy per frame (as given under table-V), Table- V compares the performance of the proposed SAR-ADC with some recent CMOS designs. Note that ADC is one of the few analog modules for which power consumption reduces with scaling. Results show that the spin-CMOS hybrid ADC can achieves ~50x low power consumption, as compared to some of the latest designs.
In this work we have assumed two supply sources Vdd and VddIt can be assumed that charge supplied by the higher supply, is restored in the second source, and, can be utilized by other circuit components in a large-scale, heterogenous architecture. Effect of supply noise needs a more thorough analysis. Supply routing techniques, that can exploit the differential supply scheme employed in this work to mitigate the effects of supply noise, need to be explored.
Though, high precision computation on analog images may seem challenging with the technology limits associated with supply noise, the proposed scheme can be highly suitable for several low-level and middle-level analog image processing applications, for which, the conventional mixed signal designs consume large amount of power.
IX. CONCLUSION
In this work we explored the application of the proposed spintronic neuron, in on-sensor image processing applications. It was shown that a spin-CMOS hybrid PE can handle analog processing functionality in an highly energy-efficient manner. The theoritical analysis presented, showed that, substituting some of the conventional analog processing units in an image acquision and processing hardware, by the spintronic neuron, can achieve ultra low power computation. This can facilitate the design of very high integration density hardware for sensory signal acquisition and processing.
